The first technical description of the MC88110 was given in November 1991 at the Microprocessor Forum held in San Francisco. The microprocessor was introduced in 1992, operating at 50MHz. Users were Data General in their AViiON servers, Harris in real-time UNIX systems and Motorola in their single-board computers. NeXT was to introduce a workstation using the MC88110, the NeXT RISC Workstation, but they left the hardware business and cancelled the product before development had completed.
It implemented extensions to the original ISA, such a separate floating-point register file, extended-precision (80-bit) floating-point data types and new integer and graphics instructions. It also implemented microarchitectural features previously non-existent in 88000 microprocessors, such as two-way superscalar execution, out-of-order completion and speculative execution. Despite these new features, which corrected some architectural deficiencies in the MC88100, the MC88110 was ultimately unsuccessful and was used in few systems. The MC88110 was succeeded by PowerPC microprocessors Motorola developed jointly with IBM as part of the AIM alliance, but remained available until the mid-1990s.
The MC88110 supported an optional external 256KB to 2MB secondary cache. The secondary cache controller was not integrated on the MC88110, but was located on a separate device, the MC88410, to reduce cost.
The die contained 1.3 million transistors and measured 15mm by 15mm (225mm2). It was fabricated in a 1μm complementary metal–oxide–semiconductor (CMOS) process. The process has three levels of aluminium interconnect and an effective channel length (the distance between the source and drain contacts of the MOSFET transistors) of 0.8μm. The MC88110 was designed to be shrunk to a 0.8μm process with an effective channel length of 0.65μm without modification.
Notes
↑This differs from its predecessor, the 88100, which had a Harvard architecture and required the addition of a pair of 88200 chips to instead use a unified memory.[2]
